In this paper, an interleaved high-power zero-current-switching (ZCS) onboard charger (OBC) based on the three-phase single-switch buck rectifier is proposed for application to plug-in electric vehicles (EVs). The multi-resonant structure is used to achieve high efficiency and high power density, which are necessary to reduce the volume and weight of the OBC. This study focuses on the border conditions of ZCS converting with a battery load, which means the variation ranges of the output voltage and current are very large. Furthermore, a novel hybrid control method combining pulse frequency modulation (PFM) and pulse width modulation (PWM) together is presented to ensure a driving frequency higher than 10 kHz, and this will reduce the unexpected inner resonant power flow and decrease the total harmonic distortion (THD) of the input current under a light load at the end of the charging process. Finally, a prototype is established, and experiments are carried out. According to the experimental results, the conversion efficiency is higher than 93.5%, the THD about 4.3% and power factor (PF) 0.98 under the maximum power output condition. Besides, a three-stage charging process is also carried out the experimental platform.
Introduction
Due to the environmental and energy crises, more and more researchers are paying attention to novel energy vehicles, such as electric vehicles (EVs) and hybrid electric vehicles (HEVs). It is widely known that battery chargers play a critical role in the development of EVs, and the charging time and lifetime of batteries are closely related to the characteristics of the chargers. A battery charger must be efficient and reliable, with low cost, low volume and low weight, as well as high-power output capability [1] [2] [3] [4] [5] . Most of the chargers can be divided into two types: onboard chargers (OBCs) and off-board chargers (FBCs). Generally, FBCs are located in charging station, which are suitable for fast charging. However, the expensive construction cost and limited locations (mostly in big cities) have limited the wide application of FBCs. Different from FBCs, OBCs mean taking the chargers with the vehicles and thus having relatively higher flexibility, which makes it possible to get charged through a socket. Thereby, the OBCs are supposed to be a better alternative for customers. However, OBCs have some specific limitations, since the added charger will increase the volume, weight and cost, as well as the charging time, which is too long for normal usage. Therefore, novel OBCs with low volume, high efficiency, high power density and high power capability are needed [3] .
From the perspective of structure, OBCs are classified into two types: a single-stage topology and a multi-stage topology. The multi-stage (mostly two-stage) structures are commonly used at present due to their favorable features. A simplified structure of the two-stage OBC using digital signal processor (DSP) or microcontroller unit (MCU) as controller is shown in Figure 1 . The two-stage structure has the advantages of a wide adjustable output voltage range and high flexibility of the output load. To satisfy the requirements of the conversion efficiency, soft switching technology is widely used in the DC/DC converter. The most commonly-used topologies are the phase shifted zero-voltage-switching (ZVS) topology [6] [7] [8] [9] [10] and the resonant tank with two inductors and a capacitor (LLC) resonant topology [11] [12] [13] . The shifted ZVS topology can achieve a relatively high output power level, which is more than a dozen kilowatts with an efficiency between 95% and 97%. However, it also has some drawbacks, such as a limited soft switching range and being sensitive to the parasitic parameters of switch devices and the leakage inductance of the transformer. All of these problems will increase the design difficulty. The LLC resonant topology has disadvantages, such as a low power rating and a rigorous design of the transformer and inductor because of the parasitic parameters. In addition, the wide frequency range of the LLC structure increases the difficulty of the design process for the input electromagnetic interference (EMI) filter. Compared with the two-stage structure, the single-stage structure will reduce the number of devices and circuit complexity, so it is easier to get low volume, high efficiency and high power density. Furthermore, to realize rapid charging for EVs, three-phase AC/DC converters are widely used in the single-stage charging structure.
A large number of three-phase AC-DC converters have been developed to improve power factor correction (PFC), to reduce THD and EMI of the AC input and to regulate DC output, which are addressed as the three-phase improved power quality AC-DC converters (IPQCs). Concerning topologies, these circuits can be classified into five categories: buck, boost, buck-boost, multilevel and multi-pulse [14] .
The output voltage of the boost IPQCs is higher than the peak input voltage, which will result in a high output voltage or a decrease of the input voltage to satisfy the output requirement. Therefore, this kind of converter is usually used to provide a constant, regulated DC output voltage [14, 15] . Furthermore, there are many problems hindering the buck-boost IPQCs from high-power applications, such as the storage capacitor selection and the reversed output voltage polarity. Therefore, the boost and buck-boost IPQCs are not suitable for the single-stage OBC application.
The buck IPQCs with high-frequency switching devices are extensively used in battery charging for automotive applications [16] . These circuits can reduce the filter size and weight and enhance the efficiency of the system. Several topologies, such as using a single switch with a diode bridge rectifier [17] , three switches with a dual diode, shown in Figure 2a [18] , and six switches with free-wheeling diodes, shown in Figure 2b [19] , are used to improve the power factor, to reduce the harmonic currents of AC input and to get a well-filtered output DC voltage. To enhance the efficiency and switching frequency of buck IPQCs, Robert W. Erickson and Yungtaek Jang proposed a new zero-current-switching (ZCS) three-phase high quality rectifier, which is illustrated in Figure 3 [15, 20, 21] . In this three-phase ZCS buck circuit, continuous input and output currents, a high power factor and low harmonic rectification are achieved. By the usage of a multi-resonant scheme, the switch operates in ZCS mode, and the diodes operate in ZVS mode; therefore, this circuit is suitable for the high-frequency implementation with insulated gate bipolar transistor (IGBT) [21] . In view of the aforementioned advantages, this three-phase ZCS buck topology is adopted and optimized in this article. Although this topology can satisfy the requirement of single-stage OBC in general, the battery characteristics and the ZCS boundary condition of the multi-resonant tank, as well as their influence on each other have to be considered. Moreover, the output voltage and current fluctuations should be carefully considered for different battery statuses. Many charging strategies for EV batteries have been proposed [22] [23] [24] [25] [26] . Comprehensively considering the life cycle of batteries and the feasibility of the control methods, the three-stage charging strategy is selected in this article. Then, this article studies the influence between the realization of ZCS and the battery parameters or status changes and solves the problem of the large input current ripple and the useless large resonant current within the tank when the driving frequency is extremely low under light load conditions.
In addition, an interleaved structure is used to improve the power level of the OBC system in this paper, which can reduce the charging current ripple and inductor size, and it also reduces the current stress on output capacitors [1, 27, 28] . Finally, a prototype platform was built to verify the feasibility of the proposed topology. Besides, the SiC Schottky diodes were applied to promote the power level and the system efficiency [29, 30] .
The structure of this article is organized as follows. The operating states and principles are shown in Section 2. Section 3 explains the process of the system design, the ZCS border conditions, the impact caused by the battery load and the novel PWM and PFM combined control strategy. Section 4 presents the simulation and experimental results to evaluate the proposed converter. Finally, Section 5 concludes the work carried out in this article.
System Introduction
The proposed interleaved three-phase multi-resonant ZCS OBC is shown in Figure 4 . It is composed of the input filter inductors La, Lb, Lc, Las, Lbs, Lcs, input resonant capacitors Cr1, Cr2, Cr3, Crs1, Crs2, Crs3, uncontrolled rectifier bridges D1-D6 and Ds1-Ds6, resonant inductors Lr and Lrs, output resonant capacitors Cd and Cds, fly-wheel diodes Dd and Dds, output filter inductor Lf and Lfs and output filter capacitor Cf. In this topology, Cr1-Cr3, Cd and Lr constitute a resonant tank, and the resonance cycle of this is fixed. Therefore, the PFM control strategy with a constant turn on time is adopted, and the output voltage will increase with the driving frequency increasing while other circuit parameters remain the same. Due to the structures of the two interleaved channels being completely the same, the following analysis is based on the single-channel structure. This topology is established on the basis of the three-phase single-switch rectifier [16] , in which the output voltage is controllable from zero to the peak AC input line voltage. Only one IGBT in each channel needs to be controlled in this structure. In the proposed topology, Cr1-Cr3, Cd and Lr constitute a multi-resonant tank, which can guarantee the IGBTs S1 and S2 working in ZCS mode and diodes Dd and Dds operating in ZVS mode. Moreover, by the usage of the multi-resonant scheme and the interleaved structure, this converter can improve the power level and achieve high quality input current and almost unity power factor; which can reduce the input and output side ripples and decrease the volume of the circuit.
The operating waveforms of the input side resonant capacitor vcr and IGBT current is are shown in Figure 5 . The voltage vcr can be divided into four parts: during T1, IGBT is turned off, and Cr is charged with input current; during T2, Cr ,Lr and Cd form a resonant tank, until vcr decreases to zero; vcr remains zero during T3; during T4, Cr is charged with a current of input line current iin minus the IGBT current is. While the average value of vcr is the same as the input voltage during each switching cycle, and peak value of vcr is proportional to the input current. If interval T1 is much longer than the sum of T2, T3 and T4, the input current will follow the input voltage waveform. The details of the working process and control strategy will be analyzed below. 
Operating States
Both of the interleaved channels adopt same control strategy, but hold a phase shift of π in driving signal from each other. Assuming that the three-phase input voltages are symmetrical and balanced, it is sufficient to consider a 30-degree interval of the AC input. The 30-degree interval where va > 0 > vc > vb is introduced. In order to simplify the algorithm, we choose the operating point at π/2 to analyze the operating process of each period.
VPM and IPM represent the peak input phase voltage and current, respectively. At the point of π/2, both vA and iA reach the peak value of the phase voltage and current, and vB = vC = −0.5vA, vA = VPM. Similarly, iB = iC= −0.5iA, iA = IPM. At this point, the input side resonant capacitor Cr2 and Cr3 are charged and discharged entirely synchronously, and diodes of phase B and C of the uncontrolled rectifier are turned on and off synchronously, too. Therefore, the following analysis of Cr3 is neglected.
Since the driving frequency is much higher than the input voltage frequency, so during one switching cycle the input voltage and current can be considered as a constant value. The ideal operating waveforms of the OBC is shown in Figure 6 , and the equivalent circuits of each interval are shown in Figure 7 . 
The parameters are defined as follows: vCr1-vCr3 and iCr1-iCr3 are the voltage and current of resonant capacitors Cr1-Cr3, respectively; vCd and iCd are the voltage and current of the resonant capacitor Cd, respectively; vLr and iLr are the voltage and current of the resonant inductor Lr, respectively; Iout is the output current; Vout is the output voltage; iCf is the current of Cf. Since the two paralleled channels use the same control strategy, the single channel will be introduced in the following theoretical analysis and calculation parts. The input and output current for each channel are the half of the total circuit and can be defined as 0.5IPM and 0.5Iout. The capacitance values of Cr1-Cr3 are the same and can be represented as Cr. Figure 7a illustrates the voltage and current reference directions of the devices for the following analysis, and the reference directions of Cr1-Cr3 are exactly the same.
Interval I (t0-t3): D1-D6, S1 and Dd are off. Cr1-Cr3 are charged by the input current. During this interval, Lr provides the output current. Cd is discharged with iLr, and Cf is also charged. This interval ends when vCd decreases to zero and Dd is turned on. The state equations of this interval are:
In Equation (1), i(t) represents the fluctuation component of the freewheel current through Cd, Lr and Lf. From the perspective of the current analysis, i(t) can be ignored, while in the voltage analysis, i(t) will cause a decided change of VLf(t). Moreover, VLr(t) can be considered as a constant value in this interval, in view of the fact that compared to Lf, the value of Lr is very small.
Interval II (t3 ~ t7): Dd is on, and D1 ~ D6 and S1 are off. The output current is still supplied by Lr. The only difference between Interval I and Interval II is that the current flows through Dd, rather than the resonant capacitor Cd. This interval ends when the switch S1 is turned on. The state equations of this interval are:
Interval III (t7-t8): D1, D5, D6, S1 and Dd are on, and the other diodes are off. Cr1-Cr3 and Lr form a resonant tank, until the inductor current increases to zero. The state equations of this interval are:
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Interval IV (t8-t10): D1, D5, D6 and S1 are on, and D2-D4 and Dd are off. Cd, Cr and Lr form a resonant tank. This interval ends until the voltage of Cr decreases to zero. The state equations of this interval are:
Interval V (t10-t11): D1-D6 and S1 are on, and Dd is off. Lr and Cd form a resonant tank. This interval ends when the current iS1 reduces to the input current 0.5IPM. If iS1 < 0.5IPM, then the current iCr1 > 0, and the input capacitor begins to charge, indicating that this interval ends. The state equations of this interval are:
Interval VI (t11-t12): D1, D5, D6 and S1 are on, and D2-D4 and Dd are off. Cr, Cd and Lr form a resonant tank. This interval ends when the current iS1 decreases to zero. After this ending point, S1 can realize turning on of ZCS. The state equations of this interval are:
Operating Analysis
This section will carry out a further analysis of the operating principle during each interval. From the state Equations (1)- (6), the current and voltage expressions of S1, Lr, Cr and Cd can be calculated. Then, the starting and ending point of each interval are confirmed, which will be used to determine the ZCS boundary and to provide the basis for the circuit design.
By solving Equation (1), the expressions of the main power devices of Interval I are listed as:
As analyzed above, Interval I will end when vCd decreases to zero, so the ending moment T1 and C11 can be deduced as:
Then, the value of each electric parameter at the ending time of Interval I can be derived as: 
Similarly, by solving Equations (2)- (6), the expressions of Intervals II-VI can be obtained. For Interval II, the expressions of the main devices of can be listed as: 
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For the duration of Interval II, T2 and the final value of each electric parameter can be inferred as: 
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By substituting the final value of Interval II into Equation (15) , the parameters can be shown as:
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For Interval IV, the voltage and current expressions of the main devices can also be deduced by solving Equation (4). They can be listed as: 
The parameters of Equation (20) can be determined by the final value of Interval III.
For the duration of Interval IV, T4 and the final value of each electric parameter can be derived as:   
For Interval V, according to the above operating states' analysis, we can deduce the expressions of the electrical parameters as: 
The parameters in Equation (25) 
Since this interval ends when iS1 reduces to 0.5IPM and from Equations (25)- (27) , the time length of this interval T5 can be deduced as:
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Then, we can get the final value of each electric parameter as: 
For Interval VI, we can deduce the expressions of the electrical parameters as: Then, we can get the final value of each parameter as:
System Design
In this section, based on the analysis above and the battery charging requirements, the hardware parameters and control strategy are designed. The design mainly focuses on the ZCS realization when considering the differences of battery parameters and charging conditions.
ZCS Condition Analysis
The system cannot realize ZCS under two conditions, which are:
(1) The circuit parameters do not satisfy the ZCS requirement. (2) The circuit parameters are appropriate, but the driving signal is mismatched.
Mismatch of Circuit Parameters
To realize ZCS, the previous stage should provide the conditions to obtain the next stage. From the ideal waveforms in Figure 6 and the operating analysis above, we can deduce the constraint expressions.
Interval I and II should be long enough to guarantee energy storage, for the resonant inductor current to be positive. This can be expressed as, at the end of Interval III, the voltage of vCr is positive. 
Cr must be completely discharged when the resonant inductor current is positive. This can be expressed as:
During Interval V and Interval VI, Lr and Cd form a resonant tank. Only if Cd have enough energy, the resonant inductor current can reach output current 0.5Iout, and iS can reach zero to realize ZCS. It can be described as: 
(38) Figure 8 shows the working waveforms with mismatched circuit parameters, where the converter cannot realize ZCS. We can see that the output side resonant capacitor is entirely discharged before iS decreases to zero. Thus, iS fails to drop down to zero, and ZCS cannot be realized. 
Mismatch of the Driving Signal
ZCS can only be realized when the circuit and the driving signal are matched. The condition that optimizes the circuit parameters with an improper driving signal is discussed below, and the typical waveforms are shown in Figure 9 . Figure 9a shows the waveforms when Ton is shorter than the minimum allowable value, and Figure 9b shows the waveforms when Ton is longer than the maximum allowable value. Regarding the ideal waveforms of the proposed converter, which are shown in Figure 6 , ZCS can only be realized during a specified period. Additionally, if the drive signal turns to zero before iS1 decreases to zero, ZCS will not be realized obviously, and this constraint is expressed as Equation (39).
Besides, if the drive signal remains on after the voltage vS1 increases to zero, S1 will be turned on again, and ZCS will not be realized either; the constraint expression is shown in Equation (40). Figure 10a ,b illustrates the minimum and maximum Ton value to realize ZCS, respectively. The driving frequency to satisfy the maximum output power with resonant device parameters changing is shown in Figure 11 . 
Figure 11.
Driving frequency f to realize maximum output power.
ZCS and Battery
In this section, the cooperative control between ZCS realization and the three-stage battery charging method is studied, and the negative influence of battery charging status on ZCS realization is analyzed. Furthermore, a new method is presented to limit the minimum driving frequency when the battery is in a different status of charging.
In order to optimize the charge cycles and lifetime of EV batteries, we adopt the three-stage charging method. The three stages are: constant current stage, constant voltage stage and floating voltage stage. During the constant current stage, the open-circuit voltage of the battery is about 300 V, and it is charged by a constant current of 50 A. The battery voltage increases with the charging process. When the voltage increases to 400 V, this stage ends, and the constant voltage stage begins. In the constant voltage stage, the charging voltage is 400 V, and the charging current will decrease; this stage ends when the current is below 5 A. The floating voltage stage is actually a low constant voltage stage to ensure a small charging current, to make sure that the battery is truly saturated to extend the service time. During this stage, the charging voltage is 350 V. The charging process and parameter settings are shown in Figure 12 and Table 1 . Restricted by the experimental conditions, we use resistor load to simulate the batteries, and the equivalent resistor value is also shown in Figure 12 and Table 1 . During the whole process of charging, the fluctuation range of the load equivalent resistance is very large. Just as the parameters shown in Table 1 , at the end of the constant current stage, the charging power is the greatest at 20 kW. At the end of the floating voltage process, the minimum charging power is 0.7 kW. If we use the PFM control strategy during the whole process, the driving frequency variation range is very large. We select a point of the floating voltage stage as an example. If the equivalent resistor is 100 Ohm, the driving frequency should be 5.5 kHz to get a voltage output of 350 V. The simulation waveforms are shown in Figure 13 . From Figure 13c , it can be seen that at this working point, the power switch S works under the ZCS condition, while, the driving frequency is very low, so the turn off time is much longer than the resonant period of the resonant tank: Lr, Cr and Cd. Therefore, before S1 turns on, the resonant components will begin the next resonant cycle. Reactive power will be circulating in the tank, which will reduce the system efficiency and increase the THD of the input current. To solve the mentioned problem, we proposed a new control strategy. The complete control method of the system should be as follows: take the PFM control strategy at the beginning of the charging process (the conduction time is constant), and satisfy the output requirements by adjusting the frequency. If the PFM frequency is lower than 10 kHz, convert it to the PWM control strategy, keep the fixed driving frequency at 10 kHz and satisfy the output requirements by adjusting the conduction time Ton. The charging process control flow chart is shown in Figure 14 .
By using the proposed control strategy, the minimum frequency is set at 10 kHz, and the frequency fluctuation will be reduced. Although the PWM strategy cannot guarantee ZCS realization, under the condition of a light load, the conduction losses increase greatly, are greater than the switching losses and seriously affect the system efficiency. Thus, using the PWM control strategy can contribute to the improvement of the system's efficiency. What is more, this strategy can reduce the unexpected resonance on the resonant devices and power switches caused by a sharp drop of the driving frequency under a light load, which will lead to the increase of the input current THD. 
Optimized Parameters
Considering the fact that the output voltage and current are changing during the whole charging process, we chose a set of circuit parameters that can ensure ZCS in the whole load range, as shown in Table 2 . As shown in Table 3 , the power devices are selected at the maximum output current and voltage, which are 50 A and 400 V, respectively. From the interval analysis and Equations (7)- (34), we can calculate the voltage and current stresses of the main power devices in the circuit and finally determine the device type as follows. 
Design of the Inductors
Besides the power switches and diodes selected above, the design of the inductors is very critical for the system design.
Through the theoretical analysis above, the currents of input filter inductors La-Lc and the output filter inductor Lf are sine wave shaped input current and non-oscillatory DC output current, respectively. Thus, the FeSi circular magnetic rings (PPF306060) are chosen to be the magnetic cores of the input and output filter inductors. Since the currents of the resonant inductors are a high-frequency resonant current with an extremely high peak value, a specially designed air gap is needed for the high frequency peak energy storage, and E-shaped magnetic cores (EE110) are selected for the resonant inductors.
Input Filter Inductor
According to the theoretical analysis and simulation results, the input filter inductance is 2 mH; the peak inductor current is 23 A; and the RMS current is 16 A. We choose the magnetic core PPF306060 and use three cores in parallel. The inductance can be determined by the relative permeability and the effective core parameters as:
In Equation (41), μ represents relative permeability; N represents the number of turns; A represents the effective cross-section area; e represents the mean magnetic path length. From the parameters shown in the datasheet of PPF306060, it can be computed that N = 84.
Resonant Inductor
According to the theoretical analysis and simulation results, the resonant inductance is 50 μH, and the peak inductor current and RMS current are 65 A and 32 A, respectively. The inductor core is selected as EE110, and the material is PC-40 (MnZn power ferrite material). The turns of this inductor can be calculated as: and Bmax = 0.39 T. Thus, the turns can be deduced: N = 7.
Output Filter Inductor
According to the simulation results, the output filter inductance is 800 μH; the peak inductor current is 27 A; and the RMS current is 25 A. We also choose the magnetic core PPF306060 and use three cores in parallel. The number of turns can be calculated in the same way as Equation (41), and the parameters of this core are exactly the same as those of the input filters; finally, N = 54.
Loss Distribution
In this section, the power losses of the power switches, power diodes, inductors and capacitors at 50 A and 400 V output are estimated.
Power Switches
When calculating the power switch losses in the maximum power output condition, in view of the ZCS status of the power switches, we ignore the switching losses and only consider the conduction losses. The losses can be calculated by the following expression.
In Equation (43), D represents the duty ratio, VCESAT represents the drop voltage of the switch and IC represents the average current flow through the switch.
In the maximum power output condition, the driving frequency is about 35 kHz, so D is about 0.53. The current of each switch can be approximated to a sine wave, shown in Equation (44), from zero to π. According to the datasheet of the switch, VCESAT at this point is 2.1 V.
From Equations (43) and (44), the power loss of each power switch is:
Thus, the total power loss of the 6 IGBTs is: PS = 6 × Pcond = 360 W.
Uncontrolled Rectifier Bridge Diodes
Just like the IGBTs, only conduction losses of the uncontrolled rectifier bridge diodes are considered: 
According to the parameters shown in the datasheet and the operating point of the diodes, we can get that the power loss of each diode in the uncontrolled rectifier is 25 W.
Therefore, the total power losses of 12 uncontrolled rectifier diodes in the maximum power output condition can be shown as: PDBir = 12 × Pf = 300W.
Fly-Wheel Diodes
The calculating formula of fly-wheel diodes is the same as those of the rectifier diodes shown in Equations (46) and (47). Based on the interval analysis above, the current of the fly-wheel diodes is half of the output current. Thus, we can calculate the power loss for each fly-wheel diode to be about 7 W.
The total power loss of the two fly-wheel diodes in the maximum power output condition is 14 W.
The power dissipation of all the diodes in the OBC is: PD = PDBir + PDFly = 314 W.
Resonant and Filter Capacitors
The losses of the capacitors include two parts: dielectric loss and metal loss. The calculating expression is shown in Equations (48) and (49).
In Equations (48) and (49), RESR represents equivalent series resistance, tanθ0 represents the dielectric dissipation factor and tanθ represents the dissipation factor.
For the input side resonant capacitors, the datasheet gives that the tanθ is lower than 0.001, so we select the maximum value 0.001 as the dissipation factor. Considering that the dissipation angle is too small, the sine value can be approximated to the tangent value. Consequently, the power losses of the six input side resonant capacitors can be calculated as: PCr = 6 × (270 V × 25 A × 0.001) = 40.5 W.
The output side resonant capacitors use the same calculation and approximation method as the input side resonant capacitors. We use two 0.22-μF capacitors in parallel for each channel. The dissipation factor is lower than 0.006. Thus, the power losses of the four output side resonant capacitors can be calculated as: PCd = 4 × (500 V × 5 A × 0.0006) = 6 W.
Using the same calculation and approximation method, the power losses of the output filter capacitors can be calculated. We use two 430-μF capacitors in parallel for each channel, and the datasheet gives that the dissipation factor is lower than 0.002 at the operating point. Therefore, the power loss of the output filter capacitors is: PCf = 2 × (400 V × 10 A × 0.002) = 16 W.
Therefore, the total power losses of the capacitors in the OBC can be calculated as: PC = PCd + PCr + PCf = 62.5 W.
Resonant and Filter Inductors
The power losses of the inductor can be divided into two parts: core loss and winding loss. For the magnetic core PPF306060, the core loss can be decided by the flux density and working frequency. The flux density can be calculated by the following expression. ). The winding loss is the heat loss caused by the coil resistance, and it can be calculated by Ohm's law, shown in following expression. 
Thus, the total power losses of the inductors in the system can be shown as:
Finally, based on the calculation results shown in Equations (43)- (53), the conversion efficiency at the 20-kW output condition can be deduced as:
A power loss distribution under a 20-kW load is shown in Figure 15 . It can be concluded that the dissipation of this OBC mainly centralizes at the IGBTs, resonant inductors and bridge diodes. Additionally, this will be verified in the experiment section. 
Simulation and Experiment
In order to verify the efficiency, PFC and THD of the proposed topology and the accuracy of the theoretical analysis above, we established a simulation model. Furthermore, a hardware platform was built for the experimental research. Figure 16 illustrates the simulation waveforms of the proposed topology at the maximum output power (50-A current and 400-V voltage). There are two parallel interleaved channels in the circuit, and the driving signals have a 180-degree phase shift from each other. Figure 16a shows the waveforms of the input line current with its AC phase voltage and output voltage. Figure 16b shows the details of the IGBT voltage and current. Figure 16c shows the voltage waveforms of the resonant capacitors Cr and Cd and the current of the resonant inductor Lr. The simulation results indicate that the proposed topology can realize the maximum output power at 34.5 kHz; the measured THD of the input current is 3.5%, and PF is 0.998. Besides, the detailed waveforms of the resonant components are consistent with the theoretical analysis results. The voltage and current waveforms of the IGBT show that the buck switches can realize ZCS at the maximum output power.
Simulation Result

Simulation at Maximum Output Power
Simulation of the Proposed Control Strategy
In order to verify the effectiveness of the proposed control strategy, two groups of simulations under a low-power condition with traditional PFM control and the proposed hybrid PFM control method are compared in Figure 18 . Take the charging process ending point for example, for which the output voltage and current are 350 V and 2 A, respectively. For these two groups of simulations, the input and output conditions are the same: 380-V input line voltage, 350-V output voltage and 2-A output current. Figure 17a shows the input voltage and current of phase a under a 5-kHz driving frequency and a 15-μs turn on time. Ia1 is the input current of a single channel, and Ia is the input current of phase a. The results indicate that the interleaved structure will reduce the input current ripple obviously. However, Ia under the PFM control strategy has a great fluctuation, and the THD is about 41.2%. Figure 17b shows the input voltage and current of phase a under a 10-kHz driving frequency and a 5.8-μs turn on time. It can be seen that the proposed control strategy eliminates the phase shift between Va and Ia, and the THD of Ia decreases to 25.1%. Therefore, by adopting the new proposed hybrid PFM control method, the quality of the input current waveform can be improved obviously. 
Simulation under Imbalanced Current Condition
Besides the simulations based on equally-shared input currents for the two parallel circuits above, the condition under an imbalanced current is also simulated. In this situation, the resonant inductors Lr and Lrs are set to be 50 μH and 20 μH separately, and the output is 20 kW.
The simulation waveforms of the two paralleled channels use the same driving signals with a 180-degree phase shift from each other and are shown in Figure 18a . At this time, the driving frequency of both channels is 35 kHz. In Figure 18a , 0.2 Va and input current Ia are compared to illustrate PF of the system, Vout, and the contrast between Ia1 and Ia2 is also shown in Figure 18a . By calculation, we can get the RMS value, THD and PF of Ia1, Ia2 and Ia, as shown in Table 4 .
(a) (b) Figure 18 . Simulated waveforms under the imbalanced current condition: (a) two channels with a synchronous drive; (b) the current sharing control strategy.
Although the current imbalance has no effect on the PF and THD of the circuit, it will cause the uneven distribution of heat, which will limit the increase of the system power. Therefore, a current sharing control strategy can be used: the current of two paralleled circuits can be equally shared by adjusting the driving frequency of the two paralleled circuits respectively when the circuit parameters are not exactly the same. The simulation results using the current sharing control strategy are shown in Figure 18b . Additionally, the statistic parameters are also shown in Table 4 . 
Experiment Result
To verify the performance of the proposed topology, a prototype based on the previous study is built. Freescale MCU is used as the monolithic digital controller. Figure 19 is the photo of the prototype. 
Maximum Output Power Experiment
Restricted by experimental conditions, the maximum output power experiment can only be done at 8.5 kW. The experiment result of a 200-V output at a 6-Ohm load is presented in Figure 20 . Figure 20a shows the input line voltage, input phase a current and output current. Figure 20b shows the envelope of the IGBT voltage vS, IGBT current iS, resonant inductor Lr current iLr and output current of the single channel 0.5iout. Figure 20c is the enlarged waveforms of Figure 20b , from which we can see that the IGBT realized ZCS and was completely consistent with the theoretical analysis waveforms shown in Section 3. Figure 20d is the thermal image, and the maximum temperature is about 46. 
Three-Stage Charging Process Experiment
The three-stage charging process is implemented by equivalent experiments, in which several variable high-power resistors are used as the load. In order to avoid overheating, the charging process is only fulfilled at the low-power level. The experimental parameters of three-stage charging are shown in Table 5 . Figure 21a shows the collector-emitter (C-E) voltage and current of the IGBT and the output current at a 70-V input line voltage. The driving frequency reached the upper limit of 40 kHz, and the output current is 9.2 A. Figure 21b shows the same parameters at a 90-V input line voltage; at this time, the driving frequency is 29 kHz, and the output current is 10 A. Comparing these experimental results, it can be concluded that the proposed control method can satisfy the requirements of constant current charging by adjusting the driving frequency, and even when the load or frequency changes, this circuit still can realize ZCS. The experimental results of floating charging stage are shown in Figure 23 . Figure 23b is the enlarged waveforms of Figure 23a . It also shows the C-E voltage and current of the IGBT and output current at a 120-V input line voltage; at this condition, the driving frequency is 25 kHz and the output current 2.5 A, and the load resistance is 40 Ohm. In this case, ZCS is also realized in the possible load range. Figure 24 shows the experimental waveforms in the process of charging state switching. Figure 24a shows the waveforms of the transformational transition from the constant current stage to the constant voltage stage. During this interval, the output current iout turns to 8 A from 10 A in 2.5 ms. Figure 24b shows the switching point from the constant voltage charging stage to the floating voltage charging stage, where iout turns from 8 A down to 2.5 A within 3.2 ms. It can be concluded that the built OBC platform can realize the switching of three charging stages smoothly without obvious overshoot and oscillation. After a series of experiments, the efficiency, THD and PF of this OBC platform under different output powers are obtained and shown in Figure 25 . It is shown that, with the power increases, the efficiency stays in a stable range between 93.5% and 94.0%. At the maximum output condition, the THD is about 4.3%, and PF is about 0.98. 
Conclusions
This paper proposed a three-phase interleaved high-efficiency and high power factor ZCS OBC for EV application. By using the multi-resonant structure, the buck switch can realize ZCS and can achieve a high-quality input current waveform with high PF and low THD. The ZCS constraint conditions were deduced under a battery load. A hybrid PFM control method based on the battery load requirements during the three-stage charging process is also proposed. This method combines the PFM and PWM strategy and keeps the driving frequency in a range of 10 kHz-40 kHz, to avoid the power losses caused by the reactive power transmission and resonance at a low frequency.
The performance of the proposed charger has been verified through experimental results based on the built prototype platform. Due to the power upper limit of the AC source, the maximum output power experiment was done at 8.5 kW only. The efficiency is above 93.5%, and THD and PF remain around 4.3% and 0.98, respectively. Moreover, simulations and experimental results were verify the theoretical analysis. It is shown that the proposed interleaved three-phase high-power ZCS buck rectifier is suitable for high-frequency and high-efficiency OBC applications.
